Видео ютуба по тегу Catching Verilog Input Nets By Using Python Regex (Hierarchical Split By 1. () 2. {} 3. )